



# UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE  
United States Patent and Trademark Office  
Address: COMMISSIONER FOR PATENTS  
P.O. Box 1450  
Alexandria, Virginia 22313-1450  
www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/802,199	03/16/2004	Ka Leung Ling	US00 0192 USA	3761
65913	7590	01/15/2008		
NXP, B.V. NXP INTELLECTUAL PROPERTY DEPARTMENT M/S41-SJ 1109 MCKAY DRIVE SAN JOSE, CA 95131			EXAMINER HASSAN, AURANGZEB	
			ART UNIT 2182	PAPER NUMBER
			NOTIFICATION DATE 01/15/2008	DELIVERY MODE ELECTRONIC

**Please find below and/or attached an Office communication concerning this application or proceeding.**

The time period for reply, if any, is set in the attached communication.

Notice of the Office communication was sent electronically on above-indicated "Notification Date" to the following e-mail address(es):

ip.department.us@nxp.com

<b>Office Action Summary</b>	Application No. 10/802,199	Applicant(s) LING ET AL.	
	Examiner Aurangzeb Hassan	Art Unit 2182	

**-- The MAILING DATE of this communication appears on the cover sheet with the correspondence address --**

**Period for Reply**

A SHORTENED STATUTORY PERIOD FOR REPLY IS SET TO EXPIRE 3 MONTH(S) OR THIRTY (30) DAYS, WHICHEVER IS LONGER, FROM THE MAILING DATE OF THIS COMMUNICATION.

- Extensions of time may be available under the provisions of 37 CFR 1.136(a). In no event, however, may a reply be timely filed after SIX (6) MONTHS from the mailing date of this communication.
- If NO period for reply is specified above, the maximum statutory period will apply and will expire SIX (6) MONTHS from the mailing date of this communication.
- Failure to reply within the set or extended period for reply will, by statute, cause the application to become ABANDONED (35 U.S.C. § 133). Any reply received by the Office later than three months after the mailing date of this communication, even if timely filed, may reduce any earned patent term adjustment. See 37 CFR 1.704(b).

**Status**

- 1) ☒ Responsive to communication(s) filed on 24 September 2007.
- 2a) ☐ This action is **FINAL**.                      2b) ☒ This action is non-final.
- 3) ☐ Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under *Ex parte Quayle*, 1935 C.D. 11, 453 O.G. 213.

**Disposition of Claims**

- 4) ☒ Claim(s) 21-42 is/are pending in the application.
- 4a) Of the above claim(s) \_\_\_\_\_ is/are withdrawn from consideration.
- 5) ☐ Claim(s) \_\_\_\_\_ is/are allowed.
- 6) ☒ Claim(s) 21-42 is/are rejected.
- 7) ☐ Claim(s) \_\_\_\_\_ is/are objected to.
- 8) ☐ Claim(s) \_\_\_\_\_ are subject to restriction and/or election requirement.

**Application Papers**

- 9) ☐ The specification is objected to by the Examiner.
- 10) ☐ The drawing(s) filed on \_\_\_\_\_ is/are: a) ☐ accepted or b) ☐ objected to by the Examiner.  
Applicant may not request that any objection to the drawing(s) be held in abeyance. See 37 CFR 1.85(a).  
Replacement drawing sheet(s) including the correction is required if the drawing(s) is objected to. See 37 CFR 1.121(d).
- 11) ☐ The oath or declaration is objected to by the Examiner. Note the attached Office Action or form PTO-152.

**Priority under 35 U.S.C. § 119**

- 12) ☐ Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).
- a) ☐ All    b) ☐ Some \* c) ☐ None of:
1. ☐ Certified copies of the priority documents have been received.
  2. ☐ Certified copies of the priority documents have been received in Application No. \_\_\_\_\_.
  3. ☐ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).

\* See the attached detailed Office action for a list of the certified copies not received.

**Attachment(s)**

- |  |   |
|--|---|
| 1) <input type="checkbox"/> Notice of References Cited (PTO-892)   | 4) <input type="checkbox"/> Interview Summary (PTO-413)<br>Paper No(s)/Mail Date. _____ |
| 2) <input type="checkbox"/> Notice of Draftsperson's Patent Drawing Review (PTO-948)                       | 5) <input type="checkbox"/> Notice of Informal Patent Application                       |
| 3) <input type="checkbox"/> Information Disclosure Statement(s) (PTO/SB/08)<br>Paper No(s)/Mail Date _____ | 6) <input type="checkbox"/> Other: _____  |

## **DETAILED ACTION**

### ***Response to Appeal Brief***

1. In view of the Appeal Brief filed on **9/24/2007**, PROSECUTION IS HEREBY REOPENED. The Office Action with the new ground(s) of rejection is set forth below.

To avoid abandonment of the application, appellant must exercise one of the following two options:

- (1) file a reply under 37 CFR 1.111 (if this Office action is non-final) or a reply under 37 CFR 1.113 (if this Office action is final); or,
- (2) request reinstatement of the appeal.

If reinstatement of the appeal is requested, such request must be accompanied by a supplemental appeal brief, but no new amendments, affidavits (37 CFR 1.130, 1.131 or 1.132) or other evidence are permitted. See 37 CFR 1.193(b)(2).

### ***Double Patenting***

2. The nonstatutory double patenting rejection is based on a judicially created doctrine grounded in public policy (a policy reflected in the statute) so as to prevent the unjustified or improper timewise extension of the "right to exclude" granted by a patent and to prevent possible harassment by multiple assignees. A nonstatutory obviousness-type double patenting rejection is appropriate where the conflicting claims are not identical, but at least one examined application claim is not patentably distinct from the reference claim(s) because the examined application claim is either anticipated by, or would have been obvious over, the reference claim(s). See, e.g., *In re Berg*, 140 F.3d 1428, 46 USPQ2d 1226 (Fed. Cir. 1998); *In re Goodman*, 11 F.3d 1046, 29 USPQ2d 2010 (Fed. Cir. 1993); *In re Longi*, 759 F.2d 887, 225 USPQ 645 (Fed. Cir. 1985); *In re Van Ornum*, 686 F.2d 937, 214 USPQ 761 (CCPA 1982); *In re Vogel*, 422 F.2d 438, 164 USPQ 619 (CCPA 1970); and *In re Thorington*, 418 F.2d 528, 163 USPQ 644 (CCPA 1969).

A timely filed terminal disclaimer in compliance with 37 CFR 1.321(c) or 1.321(d) may be used to overcome an actual or provisional rejection based on a nonstatutory double patenting ground provided the conflicting application or patent either is shown to

Art Unit: 2182

be commonly owned with this application, or claims an invention made as a result of activities undertaken within the scope of a joint research agreement.

Effective January 1, 1994, a registered attorney or agent of record may sign a terminal disclaimer. A terminal disclaimer signed by the assignee must fully comply with 37 CFR 3.73(b).

3. Claims 21 - 42 are rejected on the ground of nonstatutory obviousness-type

double patenting as being unpatentable over claims 1 - 18 of U.S. Patent No.

6,715,001, claims 1 - 20 of U.S. Patent No. 6,732,255, claims 1 - 20 of U.S. Patent No.

6,493,287, and claims 1 - 31 of U.S. Patent No. 6,647,440. Although the conflicting

claims are not identical, they are not patentably distinct from each other because U.S.

Patent No. 6,715,001, U.S. Patent No. 6,493,287, U.S. Patent No. 6,732,255, and U.S.

Patent No. 6,647,440 contain all the limitations of the current application and continues

to further narrow the applications claims by citing CAN microcontroller environment

therefore broadening would dictate obviousness. Furthermore U.S. Patent No.

6,732,255 contains all the limitations of the current application in a verbatim manner

expect for narrow claim limitations of a CAN microcontroller environment and therefore

broadening would again dictate obviousness.

Comparison is shown below:

<b><i>Current Application</i></b>	<b>US Patent # 6,732,255</b>	<b>US Patent # 6,715,001</b>	<b>US Patent # 6,493,287</b>	<b>US Patent # 6,647,440</b>
21,41,42	1	1	1	1
28,35,37,38,40	8	9	14	
22,29	2	15	2	1
23,30	3	8	9	5
24,31	4	2	4	
25	5	2	4	
26,33	6			

27,34,36,39	7			
32	12	5	13	

### ***Claim Rejections - 35 USC § 102***

4. The following is a quotation of the appropriate paragraphs of 35 U.S.C. 102 that form the basis for the rejections under this section made in this Office action:

A person shall be entitled to a patent unless –

(b) the invention was patented or described in a printed publication in this or a foreign country or in public use or on sale in this country, more than one year prior to the date of application for patent in the United States.

5. Claims 21- 42 are rejected under 35 U.S.C. 102(b) as being anticipated by Baji (US Patent Number 5,513,374).

6. As per claims 21,41 and 42, Baji teaches a microcontroller, station and system that supports a plurality of message objects (instruction requests are the message objects), comprising: a processor core that runs applications (DSP core 3500, figure 1); a module that processes incoming messages (DMAC 3000 processes instructions over buses, figure 1); data memory (data memory is comprised of two segments: 1<sup>st</sup> - data 1900 and instruction 1400 memory, figure 1 and the 2<sup>nd</sup> – memory mapped registers internal to the DMAC, figure 4B) including a first memory segment that provides a plurality of message buffers associated with respective ones of the message objects (1<sup>st</sup> segment is the plurality of buffers comprised in the data memory 1900 and the instruction memory 1400, figure 1), and a second memory segment that provides a

Art Unit: 2182

plurality of memory-mapped registers for each of the message objects (2<sup>nd</sup> segment is the plurality of memory-mapped registers seen in figure 4B), the memory-mapped registers for each message object containing respective command/control fields for configuration and setup of that message object (memory mapped column 5, lines 54-64); and, a memory interface unit (the memory interface unit is the Parallel Arbiter 2100, figure 1 by which memory is interfaced through the unit comprising interface 2000 and interface 2400 and the DMAC, figure 1) that permits the processor core and the module to concurrently access a different respective one of the first and second memory segments (column 5, lines 7 -23), and that arbitrates access (column 5, lines 65 - 67 and column 6, lines 1 – 3) to the same one of the first and second memory segments when the processor core and the module request concurrent access to the same one of the first and second memory segments (concurrent access and conflicts thereof, column 6, lines 4 - 32, solution through arbitration rules, column 7, lines 1 -34).

The Examiner notes a message object according to the specification can be considered to be a communication channel over which a complete message, or a succession of messages, can be transmitted (paragraph [0028]) and Baji teaches the channels for messages in figure 1 accordingly.

7. As per claims 28, 35, 37, 38 and 40, Baji teaches a microcontroller and method that supports a plurality of message objects (instruction requests are the message objects), comprising: a processor core that runs applications (DSP core 3500, figure 1);

Art Unit: 2182

a module that processes incoming (DMAC 3000 processes instructions over buses, figure 1), wherein the processor core and the module are contained on a single integrated circuit chip (figure 1); data memory including a first memory space (first data memory is comprised of two segments: 1<sup>st</sup> - data 1900 and instruction 1400 memory, figure 1 and the 2<sup>nd</sup> – memory mapped registers internal to the DMAC, figure 4B) that is located on the integrated circuit chip and a second memory space that is located off the integrated circuit chip (second data memory space is comprised of memory mapped registers in external memory 2500, figure 1), the first memory space including a first memory segment that provides at least a portion of a message buffer memory space that includes a plurality of message buffers associated with respective ones of the message objects (1<sup>st</sup> segment is the plurality of buffers comprised in the data memory 1900 and the instruction memory 1400, figure 1), and a second memory segment that provides a plurality of memory-mapped registers for each of the message objects (2<sup>nd</sup> segment is the plurality of memory-mapped registers seen in figure 4B), the memory-mapped registers for each message object containing respective command/control fields for configuration and setup of that message object (memory mapped column 5, lines 54- 64); and, a memory interface unit (the memory interface unit is the Parallel Arbiter 2100, figure 1 by which memory is interfaced through the unit comprising interface 2000 and interface 2400 and the parallel I/O interface 4000, figure 1) that permits the processor core and the module to concurrently access a different respective one of the first and second memory spaces (concurrently access on and off-chip memory spaces, column 5, lines 7 -23), that permits the processor core and the module

to concurrently access a different respective one of the first and second memory segments (the Parallel Arbiter 2100, figure 1 by which memory is interfaced through the unit comprising interface 2000 and interface 2400 and the DMAC, figure 1), and that arbitrates access to the second memory space and that arbitrates access to the same one of the first and second memory segments when the processor core and the module request concurrent access to the second memory space or to the same one of the first and second memory segments (concurrent access and conflicts thereof, column 6, lines 4 - 32, solution through arbitration rules, column 7, lines 1 - 34).

8. As per claims 22 and 29, Baji teaches a microcontroller wherein the incoming messages include multi-frame, fragmented messages, and the module automatically assembles the multi-frame, fragmented messages (figures 3B and 3C show the multi-frame fragmented instruction requests handled).

9. As per claims 23 and 30, Baji teaches a microcontroller wherein the module includes the memory-mapped registers (figure 4B, column 15, lines 16- 19).

10. As per claims 24 and 31, Baji teaches a microcontroller wherein the processor core, the module, and the memory interface unit are contained on a single integrated circuit chip (figure 1).



11. As per claim 25, Baji teaches a microcontroller wherein the first and second memory segments are contained on the integrated circuit chip (figure 1).

12. As per claims 26 and 33, Baji teaches a microcontroller wherein the memory interface unit includes two independent arbiters (consists of more than two arbiters, figure 2).

13. As per claims 27, 34, 36 and 39 Baji teaches a microcontroller wherein the memory interface unit arbitrates access according to an alternate winner policy, wherein a previous loser is designated a current winner (initial access is granted based upon a priority scheme, and succeeding accesses are stalled and done in order of receipt, column 7, lines 1 - 34).

14. As per claim 32, Baji teaches a microcontroller wherein the second memory space provides at least a portion of the message buffer memory space (second memory is included in the overall memory space by the DSP, column 5, lines 54 - 65).

### ***Response to Arguments***

15. Applicant's arguments with respect to claims 21 - 42 have been considered but are moot in view of the newly cited embodiment of the prior art which constitutes a new ground(s) of rejection.

### ***Conclusion***

Art Unit: 2182

16. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. US Patent Number 5,001,624 discloses processor controlled DMA transferring instruction and data from memory to processor. US Patent Number 5,099,417 discloses DMA and data processing. US Patent Number 5,179,689 discloses data processing with instruction cache. US Patent Number 6,041,387 discloses read/write access to registers having register-file access via CPU. US Patent Number 5,982,684 discloses parallel access to a memory array. XA User Guide discloses on and off-chip memory access with parallel instruction processing in a pipelined microcontroller. The aforementioned cited references all have elements of the current application.


17. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Aurangzeb Hassan whose telephone number is (571)272-8625. The examiner can normally be reached on Monday - Friday 9 AM to 5:30 PM.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Henry Tsai can be reached on (571)272-4176. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300.

Art Unit: 2182

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see <http://pair-direct.uspto.gov>. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1000.

AH

  
HENRY TSAI  
SUPERVISORY PATENT EXAMINER  
1/9/08